Lund, Sweden Archives - European Recruitment

Lund, Sweden

SoC/ASIC Architect – ASIC / FPGA / SOC / RTL / VHDL / Verilog / Perl / Python

June 7, 2021 No Comments

ASIC/FPGA Verification Engineer – VHDL / Verilog / Telecommunications

April 29, 2021 No Comments

IP Verification Engineer – UVM / Scoreboards / System Verilog

December 15, 2020 No Comments

IP Verification Engineer – UVM / Scoreboards / System Verilog

December 15, 2020 No Comments

RAN 1 Standardization Researcher – 3GPP / Layer1 / 5G NR

October 27, 2020 No Comments

Design Verification Engineer – CONTRACT – RTL / Verilog / IP / SoC / ASIC / FPGA

June 25, 2020 No Comments

SoC Virtualization Expert – PhD / SystemC – 12M Contract

June 19, 2020 No Comments

Senior Standardization Expert – 3GPP / RAN1

June 18, 2020 No Comments

Project Manager – CONTRACT / ASIC / FPGA / Hardware

May 29, 2020 No Comments

Verification Engineer – UVM / System Verilog / IP Verification –

October 10, 2019 No Comments

FPGA Engineer – Freelance – Top Level Integration OR Backend

September 5, 2019 No Comments

FPGA Engineer

September 5, 2019 No Comments

Brighton Head Office
39 Upper Gardner Street
Brighton, BN1 4AN
United Kingdom

Company reg. 05924374

Leeds Office
Princes Exchange, 2 Princes Square
Leeds, LS1 4BY
United Kingdom

European Recruitment BV
Laarderhoogtweg 25
Amsterdam, The Netherlands
1101 EB

Company reg. 76228673

Frankfurt Office
Lyone Strasse 14
Frankfurt, Germany
60528

LINKS & RESOURCES

English

Chinese (Simplified)

Chinese (Traditional)

Lund, Sweden

SoC/ASIC Architect – ASIC / FPGA / SOC / RTL / VHDL / Verilog / Perl / Python

ASIC/FPGA Verification Engineer – VHDL / Verilog / Telecommunications

IP Verification Engineer – UVM / Scoreboards / System Verilog

IP Verification Engineer – UVM / Scoreboards / System Verilog

RAN 1 Standardization Researcher – 3GPP / Layer1 / 5G NR

Design Verification Engineer – CONTRACT – RTL / Verilog / IP / SoC / ASIC / FPGA

SoC Virtualization Expert – PhD / SystemC – 12M Contract

Senior Standardization Expert – 3GPP / RAN1

Project Manager – CONTRACT / ASIC / FPGA / Hardware

Verification Engineer – UVM / System Verilog / IP Verification –

FPGA Engineer – Freelance – Top Level Integration OR Backend

FPGA Engineer

LINKS & RESOURCES

Access document

Download Info Pack

Access document

Case Studies

Quick Drop Your CV

A member of our team will contact you ASAP.

Send A New Vacancy

A member of our team will contact you ASAP.

Request A Callback

A member of our team will contact you ASAP.

Please select your language: