Digital Design Engineer (FPGA/Verilog) – 12 month contract

Digital Design Engineer (FPGA/Verilog) – 12 month contract

Digital Design Engineer (FPGA/Verilog) – 12 month contract

My client is a leading Semiconductor manufacturer working in automotive, wireless, security and mobile industries. They are currently looking for 2x Digital Design Engineers on a 12-month contract basis with extension.

 

Essential skills:

  • 5+ years of experience
  • ┬áSemiconductor experience
  • Experience in digital IC design
  • Knowledge of VHDL / Verilog / SystemVerilog
  • Knowledge of scripting languages (Perl / TCL / Python)
  • Experience with Cadence

 

Desirable skills:

  • FPGA experience
  • ARM experience
  • Embedded programming

 

Please attach a copy of your up-to-date CV with your application for review.

 

Key words:

Digital Design / IC Design / VHDL / Verilog / SystemVerilog / Perl / TCL / Python / FPGA / ARM / Embedded / Cadence / Semicon / Semiconductor

 

By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/about-us/privacy-notice/)

Upload your CV/resume or any other relevant file. Max. file size: 50 MB.


You can apply to this job and others using your online resume. Click the link below to submit your online resume and email your application to this employer.

Brighton Head Office
39 Upper Gardner Street
Brighton, BN1 4AN
United Kingdom

Company reg. 05924374

Leeds Office
Princes Exchange, 2 Princes Square
Leeds, LS1 4BY
United Kingdom

European Recruitment BV
Laarderhoogtweg 25
Amsterdam, The Netherlands
1101 EB

Company reg. 76228673

Frankfurt Office
Lyone Strasse 14
Frankfurt, Germany
60528

Access document

Download Info Pack

Access document

Case Studies

Quick Drop Your CV

A member of our team will contact you ASAP.

Send A New Vacancy

A member of our team will contact you ASAP.

Request A Callback

A member of our team will contact you ASAP.

This site uses cookies. Please accept our terms or find out more:

Please select your language: