Senior Digital IC Design Engineer – SoC/IP/RTL

Senior Digital IC Design Engineer – SoC/IP/RTL

Senior Digital IC Design Engineer – SoC/IP/RTL

My client is an exciting well-funded start-up working in Neuromorphic Computing for the extreme edge. They are looking for a Senior Digital IC Design Engineer to join and lead the architecture design and development of digital IP blocks within my clients upcoming SoCs.

Requirements for Senior Digital IC Design Engineer:

  • Experience in SystemVerilog, Verilog, and/or VHDL
  • Experience in designing signal processing, datapaths, interfaces, interconnects
  • Knowledge of clock domain crossing (CDC) techniques, asynchronous design techniques
  • Has strong experience with RTL design for ASIC targets
  • Strong programming and scripting skills: MATLAB, Python, C/C++, Perl, Tcl
  • Good experience in EDA tools such as simulators
  • Experience in ASIC/FPGA/SoC system-level/top-level integration, DfT

Interested to know more?

Please get in touch at jd@eu-recruit.com.

By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/about-us/privacy-notice/) 

Upload your CV/resume or any other relevant file. Max. file size: 50 MB.


You can apply to this job and others using your online resume. Click the link below to submit your online resume and email your application to this employer.

Access document

Download Info Pack

Access document

Case Studies

Quick Drop Your CV

A member of our team will contact you ASAP.

Send A New Vacancy

A member of our team will contact you ASAP.

Request A Callback

A member of our team will contact you ASAP.

This site uses cookies. Please accept our terms or find out more:

Please select your language: