SENIOR DIGITAL VERIFICATION ENGINEER (UVM, SYSTEM VERILOG, ASSERTION)
We are now hiring for a Verification Design Engineer – Verification of digital blocks and top level in digital domain of power management circuits for battery operated portable devices. The successful candidate will to join their expanding team in Sweden.
Intiailly on a 6 month contract with a very strong possibility of being extended.
The key skills required for the Verification Design Engineer role are:
In terms of education a master or above is ideal, however we will consider a bachelors.
Senior Digital Verification Engineer job using UVM/DSP/System Verilog/Assertions
Key Words: Verification Design Engineer / UVM, System Verilog, Assertion / Digital Logic / Random Verification / RTL Coding / Germany / Munich / Permanent / Design / Digital / Senior / Verification.
By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/about-us/privacy-notice/)
Brighton Head Office
39 Upper Gardner Street
Brighton, BN1 4AN
United Kingdom
Company reg. 05924374
European Tech Recruitment SL
c/Jordi de Sant Jordi 12
bajo izq. 2
46022 Valencia
Spain
Company reg. B72490204
Huddersfield Office
Studio 6,
Friendly Street
Huddersfield
HD1 1RL
United Kingdom
European Recruitment BV
Laarderhoogtweg 25
Amsterdam, The Netherlands
1101 EB
Company reg. 76228673
Munich Office
Franz-Joseph-Str. 11
Munich, Germany
808081