Senior Digital Verification Engineer / UVM / SYSTEM VERILOG

Senior Digital Verification Engineer / UVM / SYSTEM VERILOG

Website European Recuitment

Senior Digital Verification Engineer / UVM / SYSTEM VERILOG

I currently have an interesting opportunity for a Senior Digital Verification Engineer. You will be working with a leading technology company on a permanent basis, carrying out a range of different projects based in either Hamburg, Graz or Eindhoven.

Key Experience and requirements include;

  •  A degree in Engineering with 5+ years of experience
  • Deep understanding of directed and constrained random verification methodology
  • Solid understanding of the architecture and functionality of SOCs
  • Understanding of software development for embedded CPUs, and experience in developing and debugging Software.

Responsibilities;

  • Responsible for the complete functional verification at block level and SOC level
  • Develop, debug, and modify the test environment for different platforms 
  • Define the verification strategy for specific IP modules as a function of system architecture, the expected use cases, technology, and schedule constraints
  • Define and code test cases in an appropriate language and debug these test cases on the design models and on silicon.

If you are interested please get in touch at mrd@eu-recruit.com

Upload your CV/resume or any other relevant file. Max. file size: 100 MB.


You can apply to this job and others using your online resume. Click the link below to submit your online resume and email your application to this employer.

Access document

Case Studies

Quick Drop Your CV

A member of our team will contact you ASAP.

This is the heading

Lorem ipsum dolor sit amet consectetur adipiscing elit dolor

Send A New Vacancy

A member of our team will contact you ASAP.

This site uses cookies. Please accept our terms or find out more:

Please select your language: