Verification Engineer (UVM) Opportunities (Varying seniorities)

Verification Engineer (UVM) Opportunities (Varying seniorities)

A selection of great Verification Engineer (UVM) opportunities in varying levels of seniority. If you want to work with leading companies in beautiful locations such as Paris, Lund, Stockholm and Munich then this could be the opportunity for you!  

What you could be doing now:

• You could be a Verification Engineer, a Design Verification engineer, Senior Engineer, Principal Engineer or in higher management.  

• You will be using UVM methodology and SystemVerilog.

• You might be working in any number of industries.

• Working in a contract or permanent role.

• You could be discussing your next dream job!

There are opportunities for Verification Engineers working on a contracting and permanent basis.  

If you are interested in discussing a new role relating to Verification Engineering please send a CV to dm@eu-recruit.com

Keywords: UVM, Verification, Systemverilog, System-Verilog

By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice https://eu-recruit.com/about-us/privacy-notice/