DFT Lead

Recruitment Consultant

Chris Canneaux

Contact Details

ccanneaux@eu-recruit.com +44 (0)330 335 2350

Posted

16 days ago

DFT Lead

Key Responsibilities:

Lead DFT activity for the next generation products
Driving the DFT architectures, methodologies and tool flows for complex multi-million gate designs with Analog/high bandwidth SerDes, DDR, PCIe designs
Closely working with Physical implementation team to define timing constraints in test modes and helping to converge for successful tapeout
Good understanding of ATE, knowledge of probe and final test bring up debug issues and drive the test engineering team for successful Silicon bring up and test program development
Define the test plan by closely working with the teams and drive the pattern development of functional/structural tests for final/wafer test program
Closely working with the teams to bring up device qualification solution for HTOL
Drive lab bench silicon debug to understand ATE bring up issues

Skills:

Excellent communication skills, and strong team player with can do type of attitude
Mentoring the team members
Excellent debugging skills
Good scripting skills to develop automation

Qualifications:

12+ years of DFT experience including architecture specification, implementation, test pattern development, and simulation
Proven track record of delivering DFT solution to complex designs
Experience working with IJTAG methodologies
Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies
Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics
Strong debug capabilities in simulating patterns with timing
Experience in defining test mode constraints and analyzing the timing reports
Experience with industry standard EDA tools for DFT, timing, and simulation
Good knowledge of System Verilog
Experience with chiplet based designs is a plus

Industry

Semiconductor

Contract Type

Permanent

Location

Switzerland

City

Lausanne

Work Model

On-Site

Apply for a vacancy

Apply Now

By applying to this role, you acknowledge that we may collect, store, and process your personal data on our systems.

For more information, please refer to our
Privacy Notice

Name

Phone

Location

Message

Upload CV:

Choose file

Formats: Word, PDF (max. size: 20MB)

Subscribe for industry highlights.

Send Application

Other relevant jobs

Posted 10 days ago

DFT Lead

Apply Now

Other relevant jobs

STA-PDN PD Design Methodology Engineer

Senior Engineer – Sensors

Sr Staff GPU Physical Design Implementation Engineer

GPU Low Power Design Engineer

Staff Formal Verification Engineer

Layout Engineer

Analog Design Engineer

DFT Lead

DFT Engineer

GPU Compiler Engineer

CPU Design Verification Engineer

CPU RTL Design Engineer

FPGA Firmware/Design Engineer

Digital Design Engineer

Digital EDA / CAD Engineer

Embedded Software Engineer (WiFi)

CPU Design Verification Engineer

EVA Systems Modelling Engineer

CAD Implementation Engineer

Senior Digital Design Engineer

GPU Circuit Implementation Engineer

STA CAD Engineer

Software CAD Engineer

Lead Full Stack Developer (Staff)

Digital Verification Engineer

Senior Systems Engineer

Senior Software Engineer, Rack Management

Senior Systems Engineer DSP focus

Software Security Engineer

GPU Digital Design Engineer

Senior Optical Engineer

Field Service Engineer – Stuttgart

STA Design Engineer

Verification Team Lead

Digital Verification Lead Engineer

Formal Verification Engineer

Senior Principal Digital IC Design Engineer

Mixed Signal Verification Engineer

Python Developer

Analog Validation Engineer

Multidisciplinary RF Lab Engineer

EDA / CAD Engineer

Foundry Technology Engineer

Packaging Engineer

Analog Design Engineer

Signal Integrity Engineer

Memory Systems Engineer

Director of Software Engineering

Senior Design Verification Engineer – EVA Power Aware

Signal processing Engineer

Senior Digital Team Leader

Head of HR

Product Solutions Engineer

GPU Modelling Engineer

Validation Engineer

Director of Sales DACH

Field Service Engineer

Senior Mixed-signal IC Design Engineer

Senior Firmware Engineer

GPU Design Verification Engineer

Cellular 5G NR Physical Layer Firmware Engineer

Software CAD Engineer

ASIC Design Engineer Sensor Tech

Systems Architect Role – Staff Level (Sensors Technology)

FPGA Engineer

GPU Algorithm Engineer

EVA/Video Design Engineer

EVA/Video Emulation Engineer

Senior Security Firmware Engineer

Embedded Systems Software Engineer

Analog Design Engineer

Head of Engineering

Graphics GPU Software Engineer

Graphics Developer – Tools Engineer

Senior Software Engineer (Core Platforms)

ASIC Verification Engineer

Looking for tech jobs in the US?

Looking for
tech jobs in the US?