Senior Digital Verification Engineer

Senior Digital Verification Engineer

  • Hybrid
  • Milan, Italy
  • Applications have closed

European Recruitment

Senior Digital Verification Engineer (m/f/d)

Location: Milan – hybrid working is possible

We architect, design and deploy advanced technology mixed signal power devices. We currently have an opening for senior level digital verification design engineer to join our expanding team in Milan (Italy).

This opportunity will allow an individual to contribute within the framework of a broader experienced analog, mixed-signal and digital team. We are looking for a motivated candidate that can leverage the group’s experience to begin quickly contributing to the success of the team.

The primary focus for the individual will be using cutting edge tools to verify state of the art products in our Model Based Design flow for digital signal processing applications. Knowledge of Universal Verification Methodology, SystemVerilog assertions and Cadence verification tools is the key knowhow. As a member of product development team, you will also be exposed to variety of tools including MathWorks Simulink, embedded microprocessor coding, MATLAB scripting and Jama Requirements Management.

Typical tasks:

  • Preparation of digital design test plan from requirements using Cadence-vManager/vPlanner
  • Definition and creation of UVM-SV test environment, test plans, tests and functional coverage
  • Verification of signal processing and control algorithms using Cadence and MathWorks tools
  • Analysis of test results, improving test coverage and debug of unexpected design behavior
  • Running and maintenance of regression runs
  • Preparation and/or leading of verification reviews
  • Modification and/or debug of Simulink models in mixed signal test environment
  • Coordination of verification activities with abroad team members
  • Cooperation with System Engineering team on Jama Requirements

 

Education and Experience:

  • The successful candidate will possess a Bachelor’s / Master’s degree of 5+ / 3+ years of experience in Digital Design and/or Verification.
  • Excellent communication, documentation, problem-solving and analytical skills are required. Knowledge of SystemVerilog and UVM is a must.
  • Experience with the usage of Jama, MATLAB/Simulink, Python is a strong plus.

You can reach me on lh@eu-recruit.com directly or please apply here.

By applying to this role you understand that we may collect your personal data, store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/about-us/privacy-notice/)

Upload your CV/resume or any other relevant file. Max. file size: 100 MB.


You can apply to this job and others using your online resume. Click the link below to submit your online resume and email your application to this employer.

Access document

Case Studies

Quick Drop Your CV

A member of our team will contact you ASAP.

This is the heading

Lorem ipsum dolor sit amet consectetur adipiscing elit dolor

Send A New Vacancy

A member of our team will contact you ASAP.

This site uses cookies. Please accept our terms or find out more:

Please select your language: