Senior Digital Verification Engineer – UVM

Senior Digital Verification Engineer – UVM

Now hiring for a Senior Digital Verification Engineer to work with a well respected, leading semiconductor company, who design and manufacture a huge varierty of semiconductor products.

Do you want to see your work being rolled out into millions of products across the world? Now is your chance to do achieve this, while working with a team of semiconductor experts and playing an integral role in creating these innovative designs.

Skills/Experience Needed;

• Strong experience in digital verification / UVM.
• Solid understanding of verification best practices such as verification planning, requirements tracking, and functional coverage.
• In-depth knowledge of verification methodologies (e.g. UVM), constrained random driven verification, assertion based verification, test environment architecture & creation, regression management, coverage collection.

If this sounds interesting to you and you’d like to learn more, click the link below to apply or email me with a copy of your CV on sk@eu-recruit.com

By applying to this role you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/about-us/privacy-notice/)