OUR SECTORS
At European Tech Recruit, our sectors cover a wide range of industries within the field of technology.
tech jobs in the US?
Looking for
tech jobs in the US?
At European Recruitment, our sectors cover a wide range of industries within the field of technology
At European Recruitment, our sectors cover a wide
range of industries within the field of technology
At European Recruitment, our sectors cover a wide
range of industries within the field of technology
Client services
Learn about the range of client services we offer at European Tech Recruit, and browse through our case sudies.
tech jobs in the US?
Looking for
tech jobs in the US?
At European Recruitment, our sectors cover a wide range of industries within the field of technology
About us
Learn about European Tech Recruit's mission, values, our team, and our commitment to DE&I.
tech jobs in the US?
Looking for
tech jobs in the US?
At European Recruitment, our sectors cover a wide range of industries within the field of technology
ASIC Design Verification Engineer (Sensors)
ASIC Verification Engineer
Responsibilities
- Deploying Industry-Leading Verification Methodologies such as UVM and Formal Verification
- Developing Testbenches and Verification Components such as UVCs, C models, and Vertical/Horizontal re-usable Verification Environments.
- Verifying sensor algorithms RTL for ASIC tapeout quality delivery
- Test plan development based on Design documents and interaction with design/systems engineers
- Implementing C model integration within UVM framework.
- Writing SystemVerilog assertions
- Debugging, verifying, optimizing, and bit-exact matching with test vectors
- Analyzing coverage data and working with Design teams to address coverage holes
- Develop/augment framework for running regressions
- Debugging regression failures with design/Systems teams
- Support integration of design in higher-level subsystem including test planning, test vector delivery, and debug of test vectors at the integration level
- Python automation for improving workflows and team efficiency
- Participate in all project reviews
- Supporting software and other teams with debug
- Documentation
Requirements
- Bachelor’s degree in Science, Engineering, or related field.
- 3+ years ASIC design verification, UVM-based functional verification, or related work experience.
- Experience using formal verification tools like Jasper or VC_Formal is a plus
- Experience with SystemC and Matlab are a plus.
- Gate level Simulation debug and usage of power extraction tools is a plus
- Experienced with constrained-random verification environment and flow build-up with UVM, Coverage-Driven verification methodology
- Experienced with Assertions like System Verilog Assertions
- Experience with debugging test failures and report verification result to achieve the expected code/functional/line coverage goals
- Extensive usage of RTL simulation tools.
- UVM, Â System Verilog, Perl/Python shell-scripting skills required
- Familiarity with C/C++
- Strong analytical skills and ability to work in a dynamic and fast paced team environment
- Excellent written and verbal skills
- Strong interpersonal skills and a good team player
Apply Now
By applying to this role, you acknowledge that we may collect, store, and process your personal data on our systems.
For more information, please refer to our
Privacy Notice