Senior ASIC RTL Design Engineer

Recruitment Consultant

Jamie Coltman

Contact Details

jc@eu-recruit.com +44 (0)333 307 1115

Posted

6 hours ago

Our client, a North American ASIC Services provider is looking for experienced Verification engineers to join their growing team in Ottawa to work on various Design projects for semiconductor clients across North America.

The I/O chiplet connects die-to-die interfaces with multi-protocol, high-speed I/O, combining UCIe, PCIe, Ethernet, static switching, and an embedded management subsystem.

You will work closely with architecture, RTL, verification, firmware, physical design, and IP teams to deliver complex, high-performance silicon.
Client identity and detailed programme specifications will be shared confidentially during the interview process.

You will translate architectural requirements into synthesizable SystemVerilog and Verilog, taking ownership of assigned blocks from specification through front-end sign-off.

The role combines custom datapath and control logic with the integration of third-party protocol and PHY IP, with a strong focus on power, performance, area, and physical implementation.

Key Responsibilities

Define block microarchitecture, interface specifications, and measurable latency, throughput, and resource budgets.
Develop configurable static-switch fabrics, protocol multiplexers, pipelined datapaths, and boundary rate-adaptation logic.
Configure and integrate protocol and PHY IP, including clocking, reset, status, and control interfaces.
Implement CSR access, configuration sequencing, interrupts, and management logic in collaboration with the firmware team.
Develop assertions and resolve lint, CDC, RDC, and connectivity findings.
Develop timing constraints, analyse synthesis results, and work closely with physical design teams on partitioning, congestion, and timing closure.
Implement low-power controls and support power-intent checks, DFT integration, and formal equivalence activities.
Debug design issues alongside verification engineers and maintain clear, accurate design documentation.
Deliver reviewed RTL and synthesis handoffs in line with project milestones and front-end sign-off requirements.

Must-Have Qualifications

10+ years of hands-on ASIC RTL design experience, with ownership through successful tape-out.
Strong SystemVerilog and Verilog skills, with proven ability to translate specifications into clear, maintainable RTL.
Strong experience with high-bandwidth datapaths, pipelining, multiplexing, and multi-clock design.
Practical experience integrating complex IP and working with at least one high-speed interface such as PCIe, Ethernet, or die-to-die interconnect.
Strong understanding of CDC/RDC, reset sequencing, assertions, and static design checks.
Hands-on experience with synthesis, timing constraints, and timing-report analysis, with the ability to work with physical design teams to resolve issues.
Scripting experience using Python, Tcl, or similar languages to automate design flows.
Ability to take ownership of technical decisions, lead design reviews, and communicate risks, challenges, and progress clearly.

Nice-to-Have Experience

UCIe or other chiplet interconnect experience, including protocol-to-PHY integration and advanced packaging considerations.
PCIe Gen6/Gen7, 200G Ethernet, or 224G PAM4 SerDes integration experience.
Experience delivering advanced-node ASICs, implementing low-power designs using UPF, or developing physically aware RTL partitions.
Experience with embedded RISC-V subsystems, AXI/APB, secure boot, sideband management, or FPGA prototyping.

Industry

Semiconductor

Contract Type

Permanent

Location

Canada

City

Ottawa

Work Model

hybrid

Apply for a vacancy

Apply Now

By applying to this role, you acknowledge that we may collect, store, and process your personal data on our systems.

For more information, please refer to our
Privacy Notice

Name

Phone

Location

Message

Upload CV:

Choose file

Formats: Word, PDF (max. size: 20MB)

Subscribe for industry highlights.

Send Application

Senior ASIC RTL Design Engineer

Apply Now

Other relevant jobs

Senior Chiplet Verification Engineer

Senior ASIC RTL Design Engineer

Sensors Subsystem Design Engineer (all levels)

Staff Systems Engineer (AI & DSP)

AI Kernel Optimization Engineer

Senior Analog IC Design Engineer

Principal Engineer – GPU Compiler Developer

Principal Analog Mixed-Signal Engineer

Principal Engineer – GPU Driver & System Software

Senior ASIC Design Engineer – Sensors

Sensors Design Engineer – Sensors

Optical Metrology Engineer

Data Platform Engineer — VideoMini Data & ML Dataset Management

Test Engineer

Senior Physical Design Engineer

Senior FPGA Engineer

Metrology R&D engineer

Hardware Security Engineer

Sensors Design Verification Engineer

Sub-System Microcontroller Design Verification Engineer

Embedded Systems Security Engineer

Requirements Management Support Engineer

Front-end Wafer Process Engineer

Front-end Wafer Process Technician

Senior Precision Engineer – Laser Processing Technologies

ASIC / NoC SoC deployment architect

ASIC / NoC Verification & Solutions Engineer

ASIC / NoC Power and Solutions Senior/Staff Engineer

Staff / Senior Staff Engineer – ASIC / NoC SoC deployment Architect

Technical Writer

GPU Physical Implementation Engineer

Staff RF IC Design Engineer

Core Platform SoC Infrastructure Engineer, Senior

Sr. RF IC Design Engineer

Meta-surface Design & Simulation Engineer

ASIC Verification Engineer

Software Security Engineer

Graphics Developer – Tools Engineer

HR Generalist

Embedded Systems Software Engineer

Senior Analog Design Engineer

Senior Verification Engineer

Software FOSS Compliance Engineer

IT Infrastructure Project Manager

Field Service Engineer

System Validation Engineer

Senior Timing Engineer

Senior AI Engineer – Automotive In-Cabin Monitoring

Optical Device Researcher

Test Development Engineer

Senior Layout Engineer

Litho Process Engineer

Project Manager IT&OT Projects

ADAS Perception Engineer – Lane Detection & Departure Warning

Field Applications Engineer – Power Electronics

Senior Field Applications Engineer – MCU & Embedded Systems

Senior Field Application Engineer – Analog & Power

Senior Chip Application Engineer

Server CPU Physical Design Engineer, Senior/Staff level

Technical Marketing Manager Silicon Photonics

Senior Data Center, AI Software Product Strategy & Go-To-Market Lead

Senior Staff Software Engineer/Architect – Runtime Engineer

Senior Staff Embedded Software Engineer – AI Accelerator

Senior Staff Engineer – GPU Driver & System Software

CPU Physical Design Engineer

AI Compiler Engineer

Systems DSP Engineer – Sensors

AI Software Engineer – Sensors Software

Swoogo Consultant

Requirements Mgmt Tools DevOps Engineer

Verification Engineer NETC & PCIe

Full Stack Web Developer OS

Systems Engineer – Product Definition

FPGA Engineer

Senior Staff Engineer – GPU Architect

Principal Engineer – GPU Architect

Staff Engineer – GPU Architect

Looking for
tech jobs in the US?