Principal Analog Mixed-Signal Engineer

Principal Analog Mixed-Signal Engineer

The Principal Analog Mixed-Signal Engineer will be responsible for lead and supervise circuit design and chip development projects. Define device and circuit architectures for next-generation products. Design circuit blocks for future products. Review circuits and architectures to ensure high quality designs. Propose improvements and implement methodologies for IC development.

Responsibilities:

• Develop precision timing circuit architectures, design innovative circuits with aggressive technical performance specifications, performing transistor-level design and simulations.
• Plan and execute circuit designs that address demanding frequency stability, phase noise and power consumption, silicon die area specifications.
• Perform technology, architecture, circuit design, and parametric design trade-offs to accomplish spec-compliant designs.
• Ensure first-pass success on Analog CMOS circuit solutions, fully leveraging SiTime’s innovative MEMS technology offerings.
• Collaborate with Digital Design Engineers, CAD, Systems Engineering, ATE Engineering and Applications teams to design chips with DFT, DFM, achieve rapid silicon bring-up and fast time-to-production release.
• Deploy robust design methodology and ensure comprehensive design reviews.
• Supervise and guide Senior Analog Circuit Designers.
• Supervise Analog Circuit Physical Design Layout and edit layouts.
• Perform post-layout parasitic-extraction and back-annotated simulations to validate design across Process, Voltage, Temperature.
• Perform requisite Monte Carlo Analysis on key circuits to ensure Six-Sigma quality and yields.
• Participate in bring-up of silicon prototypes.
• Initiate Design-of Experiments for Root Cause Analysis, investigate anomalous observations in silicon across PVT conditions, and propose solutions.
• Drive other projects as needed by management or as business needs change. 

Qualifications & Requirements:

• MS Degree in Electrical Engineering, PhD preferred.
• Minimum 10 years of high-performance analog circuit design experience.

• Proven track record at each stage of the following:
  1.   1. Circuit Architecture development and technical feasibility studies
  2.   2. Design partitioning for phase noise / power budgeting
  3.   3. Writing detailed block-level specifications
  4.   4. Detailed design, test bench development, and simulation of basic analog building blocks and one or more of the following:    
•  ADCs, DACs, Temperature Sensors, PLL, high-speed Operational Amplifiers, On-chip Regulators, Band gap Circuits.
• Expert-level experiential knowledge of architecting and implementing ultra low-jitter, power-efficient Frac-N PLLs.
• Experiential knowledge of ultra-low phase-noise design, power supply noise considerations, device matching, parasitic extraction, signal integrity, ESD.
• Supervision of Junior and Senior Analog Design Engineers.
• Supervision of layout and editing of critical blocks.
• Chip-level design and verification of complex mixed-signal chips.

• Chip validation, Characterization, Qualification, adherence to production release to production.
• 3 years of prior lead/supervisory/managerial experience preferred.