STA-PDN PD Design Methodology Engineer

Recruitment Consultant

Liam Geary

Contact Details

lg@eu-recruit.com +44 (0)330 335 2402

Posted

1 month ago

Job Description
We are seeking a motivated engineer to drive development of advanced signoff methodologies in STA. The engineer should be proficient in static timing analysis using the Synopsys Primetime toolset and should have strong coding skills in scripting languages such as Python and TCL. Domain knowledge including place and route tools and concepts, power analysis and optimization, and IR drop analysis and optimization is also helpful.
The engineer is expected to propose, develop, and validate new methodologies, engage with vendors, CAD, and design teams, and work collaboratively with worldwide teams.
Roles and Responsibilities:

Develop and drive analysis and optimization methodologies for interaction of IR drop and STA
Develop physical-aware timing and IR drop ECO solutions
Collaborate closely with physical design and timing teams to drive methodologies to optimize power and minimize hotspots
Work with CAD and tool vendors to develop and validate new flows and methodologies
Work on design power profiling and electromigration analysis
Develop strategies for PDN analysis and signoff for 3DIC, datacenter, and chiplet designs

Required Skills and Experience:

Expertise in static timing analysis . Hands-on experience with Primetime or Tempus
Strong coding skills in languages such as Python, TCL
In-depth knowledge of physical design
Sound conceptual understanding of low power design techniques like voltage/power islands, power gating, clock gating, retention designs etc.
Strong methodology development background. Ability to drive solutions by creating and implementing algorithms

Preferred Skills and Experience:

MS/PhD degree in Science, Electrical/Electronics Engineering and 2+ years of industry experience
Familiarity with PnR tools, FC, Innovus is a plus
Good insight in designing flows and software structure

Industry

Semiconductor

Contract Type

Permanent

Location

Ireland

City

Cork

Work Model

On-Site

Apply for a vacancy

Apply Now

By applying to this role, you acknowledge that we may collect, store, and process your personal data on our systems.

For more information, please refer to our
Privacy Notice

Name

Phone

Location

Message

Upload CV:

Choose file

Formats: Word, PDF (max. size: 20MB)

Subscribe for industry highlights.

Send Application

STA-PDN PD Design Methodology Engineer

Apply Now

Other relevant jobs

Hardware Security Engineer

Agentic & Generative Edge AI Optimization Engineer

PMIC Software Engineer

Embedded Software Engineer

Physical Design Engineer

Sr Sales Engineer / Sales Manager

Lead CPU Design Verification Engineer

Senior Machine Learning Engineer

Senior Firmware Engineer

Staff Software Engineer – Audio DSP Technology

Senior Digital Design Engineer

Senior Test Engineer

Staff Software Engineer – Audio Software Technology

CPU Microarchitecture Engineer – Dynamic Language Acceleration Researcher

GPU Software Developer

Senior Manager Validation Engineering

Vice President of Engineering (Mixed-Signal ICs)

Senior Photonic Integrated Circuits (PIC) Design Engineer

STA-PDN PD Design Methodology Engineer

Senior Engineer – Sensors

Sr Staff GPU Physical Design Implementation Engineer

GPU Low Power Design Engineer

Staff Formal Verification Engineer

Layout Engineer

Analog Design Engineer

DFT Lead

DFT Engineer

GPU Compiler Engineer

CPU Design Verification Engineer

CPU RTL Design Engineer

Digital Design Engineer

Digital EDA / CAD Engineer

CPU Design Verification Engineer

EVA Systems Modelling Engineer

Senior Digital Design Engineer

GPU Circuit Implementation Engineer

STA CAD Engineer

Lead Full Stack Developer (Staff)

Digital Verification Engineer

Senior Systems Engineer

Senior Software Engineer, Rack Management

Senior Systems Engineer DSP focus

Software Security Engineer

GPU Digital Design Engineer

Field Service Engineer – Stuttgart

STA Design Engineer

Verification Team Lead

Digital Verification Lead Engineer

Formal Verification Engineer

Senior Principal Digital IC Design Engineer

Mixed Signal Verification Engineer

Python Developer

Multidisciplinary RF Lab Engineer

Analog Validation Engineer

EDA / CAD Engineer

Foundry Technology Engineer

Packaging Engineer

Director of Software Engineering

Memory Systems Engineer

Analog Design Engineer

Signal Integrity Engineer

Senior Design Verification Engineer – EVA Power Aware

Signal processing Engineer

Senior Digital Team Leader

Head of HR

GPU Modelling Engineer

Validation Engineer

Field Service Engineer

Director of Sales DACH

Senior Firmware Engineer

GPU Design Verification Engineer

Cellular 5G NR Physical Layer Firmware Engineer

Software CAD Engineer

ASIC Design Engineer Sensor Tech

Systems Architect Role – Staff Level (Sensors Technology)

GPU Algorithm Engineer

EVA/Video Design Engineer

Looking for
tech jobs in the US?